Communication avoiding algorithms in linear algebra

Laura Grigori *Alpines*


INRIA Paris - LJLL, UPMC https://who.rocq.inria.fr/Laura.Grigori/teaching.html

December 2020


Plan

- Motivation
- Selected past work on reducing communication
- Communication complexity of linear algebra operations
- Communication avoiding for dense linear algebra
 - LU, QR, Rank Revealing QR factorizations
 - Progressively implemented in ScaLAPACK, LAPACK
 - Algorithms for multicore processors
- Conclusions

Data driven science




Climate modeling



Source: T. Guignon, IFPEN

http://www.epm.ornl.gov/chammp/chammp.html

Astrophysics: CMB data analysis



http://www.scidacreview.org/0704/html/cmb.html

Figures from astrophysics:

Numerical simulations require

data sets grow exponentially

increasingly computing power as

- Produce and analyze multi-frequency 2D images of the universe when it was 5% of its current age.
- COBE (1989) collected 10 gigabytes of data, required 1 Teraflop per image analysis.
- PLANCK (2010) produced 1 terabyte of data, requires 100 Petaflops per image analysis.
- Future experiment (2020) estimated to collect .5 petabytes, require 100 Exaflops per image analysis.

Source: J. Borrill, LBNL, R. Stompor, Paris 7

CMB data analysis in an (algebraic) nutshell

- CMB DA is a juxtaposition of the same algebraic operations
- Map-making problem
 - Find the best map x from observations d, scanning strategy A, and noise n_t


 $d = Ax + n_t$

- Assuming the noise properties are Gaussian and piece-wise stationary, the covariance matrix is $N = \langle n_t n_t^T \rangle$, and N^{-1} is a block diagonal symmetric Toeplitz matrix.
- The solution of the generalized least squares problem is found by solving

$$A^T N^{-1} A x = A^T N^{-1} d$$


- Spherical harmonic transform (SHT)
 - Synthesize a sky image from its harmonic representation

• What is difficult about the CMB DA then ? Well, the data is BIG !



Motivation - the communication wall

- Runtime of an algorithm is the sum of:
 - #flops x time_per_flop
 - #words_moved / bandwidth
 - #messages x latency
- Time to move data >> time per flop
 - Gap steadily and exponentially growing over time



Motivation - the communication wall

- Runtime of an algorithm is the sum of:
 - #flops x time_per_flop
 - #words_moved / bandwidth
 - #messages x latency
- Time to move data >> time per flop
 - Gap steadily and exponentially growing over time

Annual improvements					
Time/flop		Bandwidth	Latency		
59%	Network	26%	15%		
	DRAM	23%	5%		

• Performance of an application is less than 10% of the peak performance

"We are going to hit the memory wall, unless something basic changes" [W. Wulf, S. McKee, 95]

Compelling numbers (1)

DRAM bandwidth:

- Mid 90's ~ 0.2 bytes/flop 1 byte/flop
- Past few years ~ 0.02 to 0.05 bytes/flop

DRAM latency:

- DDR2 (2007) ~ 120 ns
- DDR4 (2014) ~ 45 ns
- Stacked memory ~ similar to DDR4

1x 2.6x in 7 years 13% / year

1x

Time/flop

- 2006 Intel Yonah ~ 2GHz x 2 cores (32 GFlops/chip)
- 2015 Intel Haswell ~2.3GHz x 16 cores (588 GFlops/chip) 18x in 9 years 34% / year

Compelling numbers (2)

Fetch from DRAM 1 byte of data

- 1988: compute 6 flops
- 2004: compute a few 100 flops
- 2015: compute 26460 flops/chip (see below)

Receive from another proc 1 byte of data:


• Compute 147000 - 1065000 flops

Example of one supercomputer:

- Intel Haswell: 8 flops per cycle per core
- Interconnect: 0.25 µs to 3.7 µs MPI latency, 8GB/sec MPI bandwidth

Approaches for reducing communication

- Tuning
 - Overlap communication and computation, at most a factor of 2 speedup



- Same algebraic framework, different numerical algorithm
 - The approach used in CA algorithms
 - More opportunities for reducing communication, may affect stability

Selected past work on reducing communication


• Only few examples shown, many references available


A. Tuning

• Overlap communication and computation, at most a factor of 2 speedup

B. Ghosting

- Standard approach in *explicit methods*
- Store redundantly data from neighboring processors for future computations






Page 10

Communication in CMB data analysis


- Map-making problem
 - Find the best map x from observations d, scanning strategy A, and noise N^{-1}
 - Solve generalized least squares problem involving sparse matrices of size 10¹²-by-10⁷
- Spherical harmonic transform (SHT)
 - Synthesize a sky image from its harmonic representation
 - Computation over rows of a 2D object (summation of spherical harmonics)
 - Communication to transpose the 2D object
 - Computation over columns of the 2D object (FFTs)



Evolution of numerical libraries

LINPACK (70's)

- vector operations, uses BLAS1/2
- HPL benchmark based on Linpack LU factorization




ScaLAPACK (90's)

- Targets distributed memories
- 2D block cyclic distribution of data
- PBLAS based on message passing



LAPACK (80's)

- Block versions of the algorithms used in LINPACK
- Uses BLAS3



PLASMA (2008): new algorithms


- Targets many-core
- Block data layout
- Low granularity, high asynchronicity

C			
		U	ע
┢			
Ľ			

Project developed by U Tennessee Knoxville, UC Berkeley, other collaborators. Source: inspired from J. Dongarra, UTK, J. Langou, CU Denver

Evolution of numerical libraries

- Did we need new algorithms?
 - Results on two-socket, quad-core Intel Xeon EMT64 machine, 2.4 GHz per core, peak performance 76.5 Gflops/s
 - LU factorization of an m-by-n matrix, m=10⁵ and n varies from 10 to 1000



Communication Complexity of Dense Linear Algebra

- Matrix multiply, using 2n³ flops (sequential or parallel)
 - Hong-Kung (1981), Irony/Tishkin/Toledo (2004)
 - Lower bound on Bandwidth = Ω (#flops / M^{1/2})
 - Lower bound on Latency = Ω (#flops / M^{3/2})
- Same lower bounds apply to LU using reduction
 - Demmel, LG, Hoemmen, Langou 2008


$$\begin{pmatrix} I & -B \\ A & I & \\ & I \end{pmatrix} = \begin{pmatrix} I & & \\ A & I & \\ & & I \end{pmatrix} \begin{pmatrix} I & -B \\ & I & AB \\ & I & AB \\ & & I \end{pmatrix}$$

• And to almost all direct linear algebra [Ballard, Demmel, Holtz, Schwartz, 09]

Lower bounds for linear algebra

- Computation modelled as an n-by-n-by-n set of lattice points (i,j,k) represents the operation c(i,j) += f_{ij}(g_{ijk} (a(i,k)*b(k,j))))
- The computation is divided in S phases
- Each phase contains exactly M (the fast memory size) load and store instructions
- Determine how many flops the algorithm can compute in each phase, by applying discrete Loomis-Whitney inequality:

 $W^2 \leq N_A N_B N_C$



Algorithms in direct linear algorithms fori, j, k = 1: n $c(i, j) = f_{ij}(g_{ijk}(a(i,k),b(k,j)))$ endfor

- set of points in R³, represent w arithmetics

- orthogonal projections of the points onto coordinate planes N_A , N_B , N_C , represent values of A, B, C


Lower bounds for matrix multiplication (contd)

• Discrete Loomis-Whitney inequality:

 $W^2 \leq N_A N_B N_C$

- Since there are at most 2M elements of A, B, C in a phase, the bound is: $W \le 2\sqrt{2}M^{3/2}$
- The number of phases S is #flops/w, and hence the lower bound on communication is:

$$\begin{split} \#messages \geq & \frac{\#flops}{w} = \Omega\left(\frac{\#flops}{M^{\frac{3}{2}}}\right) \\ & \#loads/stores \geq \Omega\left(\frac{\#flops}{M^{1/2}}\right) \end{split}$$



Source slide: J. Demmel

Page 17

MatMul with 2D Layout

- Consider processors in 2D grid (physical or logical)
- Processors can communicate with 4 nearest neighbors
 - Broadcast along rows and columns


p(0,0)	p(0,1) p	2(0,2)		p(0,0)	p(0,1)	0,2)		p(0,0)	p(0,1) p	(0,2)
p(1,0)	p(1,1) p	2(1,2)	=	p(1,0)	p(1,1)	c(1,2)	*	p(1,0)	p(1,1) p	(1,2)
p(2,0)	p(2,1) p	2(2,2)		p(2,0)	p(2,1)	c(2,2)		p(2,0)	p(2,1) p	(2,2)

• Assume p processors form square s x s grid, $s = p^{1/2}$

Cannon's Algorithm

... $C(i,j) = C(i,j) + \sum_{k} A(i,k)^*B(k,j)$... assume s = sqrt(p) is an integer forall i=0 to s-1 ... "skew" A left-circular-shift row i of A by i ... so that A(i,j) overwritten by A(i,(j+i)mod s) forall i=0 to s-1 ... "skew" B up-circular-shift column i of B by i ... so that B(i,j) overwritten by B((i+j)mod s), j) for k=0 to s-1 ... sequential forall i=0 to s-1 and j=0 to s-1 ... all processors in parallel $C(i,j) = C(i,j) + A(i,j)^*B(i,j)$ left-circular-shift each row of A by 1 up-circular-shift each column of B by 1

Cannon's Matrix Multiplication



Cannon's Matrix Multiplication Algorithm

C(1,2) = A(1,0) * B(0,2) + A(1,1) * B(1,2) + A(1,2) * B(2,2)

Source slide: J. Demmel

Page 20

Cost of Cannon's Algorithm

```
forall i=0 to s-1 ... recall s = sqrt(p)

left-circular-shift row i of A by i ... cost \leq s*(\alpha + \beta*n<sup>2</sup>/p)

forall i=0 to s-1

up-circular-shift column i of B by i ... cost \leq s*(\alpha + \beta*n<sup>2</sup>/p)

for k=0 to s-1

forall i=0 to s-1 and j=0 to s-1

C(i,j) = C(i,j) + A(i,j)*B(i,j) ... cost = 2*(n/s)<sup>3</sup> = 2*n<sup>3</sup>/p<sup>3/2</sup>

left-circular-shift each row of A by 1 ... cost = \alpha + \beta*n<sup>2</sup>/p

up-circular-shift each column of B by 1 ... cost = \alpha + \beta*n<sup>2</sup>/p
```

- ° Total Time = $2^n^3/p + 4^s^{\alpha} + 4^s^{\beta}n^2/s$ Optimal!
- ° Parallel Efficiency = $2*n^3 / (p * Total Time)$ = $1/(1 + \alpha * 2*(s/n)^3 + \beta * 2*(s/n))$ = 1/(1 + O(sqrt(p)/n))
- ° Grows to 1 as n/s = n/sqrt(p) = sqrt(data per processor) grows


Sequential algorithms and communication bounds

Algorithm	Minimizing #words (not #messages)	Minimizing #words and #messages
Cholesky	LAPACK	[Gustavson, 97] [Ahmed, Pingali, 00]
LU	LAPACK (few cases) [Toledo,97], [Gustavson, 97] both use partial pivoting	[LG, Demmel, Xiang, 08] [Khabou, Demmel, LG, Gu, 12] uses tournament pivoting
QR	LAPACK (few cases) [Elmroth,Gustavson,98]	[Frens, Wise, 03], 3x flops [Demmel, LG, Hoemmen, Langou, 08] [Ballard et al, 14]
RRQR		[Demmel, LG, Gu, Xiang 11] uses tournament pivoting, 3x flops

- Only several references shown for block algorithms (LAPACK), cache-oblivious algorithms and communication avoiding algorithms
- CA algorithms exist also for SVD and eigenvalue computation

2D Parallel algorithms and communication bounds

• If memory per processor = n^2 / P, the lower bounds become #words_moved $\geq \Omega$ (n^2 / $P^{1/2}$), #messages $\geq \Omega$ ($P^{1/2}$)



Algorithm	Minimizing	Minimizing		
	#words (not #messages)	#words and #messages		
Cholesky	ScaLAPACK	ScaLAPACK		
LU	L ScaLAPACK es partial pivoting	[LG, Demmel, Xiang, 08] [Khabou, Demmel, LG, Gu, 12] uses tournament pivoting		
QR	ScaLAPACK	[Demmel, LG, Hoemmen, Langou, 08] [Ballard et al, 14]		
RRQR	Q A ^(ib) ScaLAPACK	[Demmel, LG, Gu, Xiang 13] uses tournament pivoting, 3x flops		

- Only several references shown, block algorithms (ScaLAPACK) and communication avoiding algorithms
- CA algorithms exist also for SVD and eigenvalue computation

The algebra of LU factorization

- Compute the factorization PA = LU
- Given the matrix

$$A = \begin{pmatrix} 3 & 1 & 3 \\ 6 & 7 & 3 \\ 9 & 12 & 3 \end{pmatrix}$$

Let

$$M_{1'} = \begin{pmatrix} 1 & & \\ -2 & 1 & \\ -3 & & 1 \end{pmatrix}, \qquad M_{1}A = \begin{pmatrix} 3 & 1 & 3 \\ 0 & 5 & -3 \\ 0 & 9 & -6 \end{pmatrix}$$

The algebra of LU factorization (contd)

In general

$$egin{array}{rcl} \mathcal{A}^{(k+1)} &=& M_k \mathcal{A}^{(k)} := egin{pmatrix} I_{k-1} & & & \ & 1 & & \ & -m_{k+1,k} & 1 & \ & \dots & \ddots & \ & \dots & \ddots & \ & -m_{n,k} & & 1 \end{pmatrix} \mathcal{A}^{(k)}, ext{ where } \ & M_k &=& I - m_k e_k^T, \quad M_k^{-1} = I + m_k e_k^T \end{array}$$

where e_k is the k-th unit vector, $e_i^T m_k = 0, \forall i \le k$ The factorization can be written as

$$M_{n-1}\ldots M_1A=A^{(n)}=U$$

Page 25

The algebra of LU factorization (contd)

We obtain

$$A = M_1^{-1} \dots M_{n-1}^{-1} U$$

= $(I + m_1 e_1^T) \dots (I + m_{n-1} e_{n-1}^T) U$
= $\left(I + \sum_{i=1}^{n-1} m_i e_i^T\right) U$
= $\begin{pmatrix}1 & & \\m_{21} & 1 & \\ \vdots & \vdots & \ddots \\ m_{n1} & m_{n2} & \dots & 1\end{pmatrix} U = LU$

Page 26

The need for pivoting

- For stability avoid division by small elements, otherwise ||A-LU|| can be large
 - Because of roundoff error
- For example

$$A = \begin{pmatrix} 0 & 3 & 3 \\ 3 & 1 & 3 \\ 6 & 2 & 3 \end{pmatrix}$$

has an LU factorization if we permute the rows of A

$$PA = \begin{pmatrix} 6 & 2 & 3 \\ 0 & 3 & 3 \\ 3 & 1 & 3 \end{pmatrix} = \begin{pmatrix} 1 & & \\ & 1 & \\ 0.5 & & 1 \end{pmatrix} \begin{pmatrix} 6 & 2 & 3 \\ & 3 & 3 \\ & & 1.5 \end{pmatrix}$$

• Partial pivoting allows to bound all elements of L by 1.

LU with partial pivoting – BLAS 2 algorithm

- Algorithm for computing the in place LU factorization of a matrix of size $n \times n$.
- $\#flops = 2n^3/3$
- 1: for k = 1:n-1 do Let a_{ik} be the element of maximum magnitude in A(k : n, k)2: Permute row i and row k3: $A(k+1:n,k) = A(k+1:n,k)/a_{kk}$ 4: for i = k + 1 : n do 5: for j = k + 1 : n do **6**: 7: $a_{ij} = a_{ij} - a_{ik}a_{kj}$ end for 8: end for 9: 10: end for

Block LU factorization – obtained by delaying updates

• Matrix A of size *nxn* is partitioned as

$$A = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix}, \text{ where} A_{11} \text{ is } b \times b$$

• The first step computes LU with partial pivoting of the first block:

$$P_{1}\begin{pmatrix} A_{11} \\ A_{21} \end{pmatrix} = \begin{pmatrix} L_{11} \\ L_{21} \end{pmatrix} U_{11}$$

The factorization obtained is:

$$P_{1}A = \begin{pmatrix} L_{11} \\ L_{21} \\ I_{n-b} \end{pmatrix} \begin{pmatrix} U_{11} \\ U_{12} \\ A_{22}^{1} \end{pmatrix}, \text{ where } \begin{matrix} U_{12} = L_{11}^{-1}A_{12} \\ A_{22}^{1} = A_{22} - L_{2}I_{12} \end{matrix}$$

• The algorithm continues recursively on the trailing matrix A₂₂¹

Block LU factorization – the algorithm

1. Compute LU with partial pivoting of the first panel

$$P_{1}\begin{pmatrix} A_{11} \\ A_{21} \end{pmatrix} = \begin{pmatrix} L_{11} \\ L_{21} \end{pmatrix} U_{11}$$

- 2. Pivot by applying the permutation matrix P_1 on the entire matrix $P_1A = \overline{A}$
- 3. Solve the triangular system to compute a block row of U

$$U_{12} = L_{12}^{-1} \overline{A}_{12}$$

4. Update the trailing matrix

$$\overline{A}_{22}^{1} = \overline{A}_{22} - L_2 H_{12}$$

1. The algorithm continues recursively on the trailing matrix \overline{A}_{22}^{1}

Page 30


LU factorization (as in ScaLAPACK pdgetrf)

LU factorization on a P = $P_r \times P_c$ grid of processors For ib = 1 to n-1 step b $A^{(ib)} = A(ib:n, ib:n)$ #messages

- (1) Compute panel factorization
 - find pivot in each column, swap rows
- (2) Apply all row permutations
 - broadcast pivot information along the rows
 - swap rows at left and right
- (3) Compute block row of U
 - broadcast right diagonal block of L of current panel
- (4) Update trailing matrix
 - broadcast right block column of L
 - broadcast down block row of U

Page 31

$$O(n/b(\log_2 P_c + \log_2 P_r))$$




A^(ib)

$$O(n/b\log_2 P_c)$$

 $O(n\log_2 P_r)$

$$O(n/b(\log_2 P_c + \log_2 P_r))$$





General scheme for QR factorization by Householder transformations

The Householder matrix


 $H_i = I - \tau_i h_i h_i^T$

has the following properties:

• is symmetric and orthogonal,

 $H_i^2 = I,$

- is independent of the scaling of h_i ,
- it reflects x about the hyperplane $spar(h_i)^{\perp}$



• For QR, we choose a Householder matrix that allows to annihilate the elements of a vector x, except first element.

General scheme for

QR factorization by Householder transformations

• Apply Householder transformations to annihilate subdiagonal entries


• For A of size mxn, the factorization can be written as:

$$H_{n}H_{n-1}...H_{2}H_{1}A = R \to A = (H_{n}H_{n-1}...H_{2}H_{1})^{T}R$$
$$Q = H_{1}H_{2}...H_{n}$$

Page 33

Compact representation for Q

• Orthogonal factor Q can be represented implicitly as



• Example for *b*=2:

$$Y = (h_1 | h_2), \quad T = \begin{pmatrix} \tau_1 & -\tau_1 h_1^T h_2 \tau_2 \\ & \tau_2 \end{pmatrix}$$

Algebra of block QR factorization

Matrix A of size *nxn* is partitioned as

$$A = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix}, \text{ where} A_{11} \text{ is } b \times b$$

Block QR algebra

The first step of the block QR factorization algorithm computes:

$$Q_1^T A = \begin{bmatrix} R_{11} & R_{12} \\ & A_{22}^1 \end{bmatrix}$$

The algorithm continues recursively on the trailing matrix A₂₂¹

Block QR factorization

$$A = \begin{pmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{pmatrix} = Q_1 \begin{pmatrix} R_{11} & R_{12} \\ & A_{22} \end{pmatrix}$$


Block QR algebra:

1. Compute panel factorization:

$$\begin{pmatrix} \mathsf{A}_{11} \\ \mathsf{A}_{12} \end{pmatrix} = \mathsf{Q}_1 \begin{pmatrix} \mathsf{R}_{11} \\ \mathsf{P}_1 \end{pmatrix}, \quad \mathsf{Q}_1 = \mathsf{H}_1 \mathsf{H}_2 \ldots \mathsf{H}_b$$

2. Compute the compact representation:

$$\mathbf{Q}_1 = \boldsymbol{I} - \boldsymbol{Y}_1 \boldsymbol{T}_1 \boldsymbol{Y}_1^T$$



3. Update the trailing matrix:

$$(I - Y_1 T_1^T Y_1^T) \begin{pmatrix} A_{12} \\ A_{22} \end{pmatrix} = \begin{pmatrix} A_{12} \\ A_{22} \end{pmatrix} - Y_1 \begin{pmatrix} T_1^T \begin{pmatrix} A_{12} \\ A_{22} \end{pmatrix} \end{pmatrix} = \begin{pmatrix} R_{12} \\ A_{22} \end{pmatrix}$$

4. The algorithm continues recursively on the trailing matrix.


TSQR: QR factorization of a tall skinny matrix using Householder transformations

- QR decomposition of m x b matrix W, m >> b
 - P processors, block row layout
- Classic Parallel Algorithm
 - Compute Householder vector for each column
 - Number of messages ∞ b log P
- Communication Avoiding Algorithm
 - Reduction operation, with QR as operator
 - Number of messages $\propto \log P$

$$W = \begin{bmatrix} W_0 \\ W_1 \\ W_2 \\ W_3 \end{bmatrix} \xrightarrow{\rightarrow} \begin{bmatrix} R_{00} \\ R_{10} \\ R_{20} \\ R_{30} \end{bmatrix} \xrightarrow{\rightarrow} R_{01} \xrightarrow{} R_{02}$$


J. Demmel, LG, M. Hoemmen, J. Langou, 08

Parallel TSQR



References: Golub, Plemmons, Sameh 88, Pothen, Raghavan, 89, Da Cunha, Becker, Patterson, 02


Algebra of TSQR




Q is represented implicitly as a product Output: $\{Q_{00}, Q_{10}, Q_{00}, Q_{20}, Q_{30}, Q_{01}, Q_{11}, Q_{02}, R_{02}\}$

Flexibility of TSQR and CAQR algorithms


Parallel:
$$W = \begin{bmatrix} W_0 \\ W_1 \\ W_2 \\ W_3 \end{bmatrix} \xrightarrow{\rightarrow} R_{00} \xrightarrow{\rightarrow} R_{01} \xrightarrow{\rightarrow} R_{02}$$






Reduction tree will depend on the underlying architecture, could be chosen dynamically

Algebra of TSQR






QR for General Matrices

- Cost of CAQR vs ScaLAPACK's PDGEQRF
 - n x n matrix on $P^{1/2}$ x $P^{1/2}$ processor grid, block size b
 - Flops: $(4/3)n^{3}/P + (3/4)n^{2}b \log P/P^{1/2} vs (4/3)n^{3}/P$
 - Bandwidth: (3/4)n² log P/P^{1/2}
 - Latency: 2.5 n log P / b vs 1.5 n log P
- Close to optimal (modulo log P factors)
 - Assume: O(n²/P) memory/processor, O(n³) algorithm,
 - Choose b near n / P^{1/2} (its upper bound)
 - Bandwidth lower bound:

 $\Omega(n^2 / P^{1/2})$ – just log(P) smaller

• Latency lower bound:

 $\Omega(P^{1/2})$ – just polylog(P) smaller



VS


same

Performance of TSQR vs Sca/LAPACK

- Parallel
 - Intel Xeon (two socket, quad core machine), 2010
 - Up to **5.3x speedup** (8 cores, 10⁵ x 200)
 - Pentium III cluster, Dolphin Interconnect, MPICH, 2008
 - Up to 6.7x speedup (16 procs, 100K x 200)
 - BlueGene/L, 2008
 - Up to **4x speedup** (32 procs, 1M x 50)
 - Tesla C 2050 / Fermi (Anderson et al)
 - Up to **13x** (110,592 x 100)
 - Grid **4x** on 4 cities vs 1 city (Dongarra, Langou et al)
 - QR computed locally using recursive algorithm (Elmroth-Gustavson) enabled by TSQR

 Results from many papers, for some see [Demmel, LG, Hoemmen, Langou, SISC 12], [Donfack, LG, IPDPS 10].

Modeled Speedups of CAQR vs ScaLAPACK



Petascale machine with 8192 procs, each at 500 GFlops/s, a bandwidth of 4 GB/s. $\gamma = 2 \cdot 10^{12} s, \alpha = 10^5 s, \beta = 2 \cdot 10^9 s/word$


Impact


TSQR/CAQR implemented in

- Intel MKL library
- GNU Scientific Library
- ScaLAPACK
- Spark for data mining

- CALU implemented in
 - Cray's libsci
 - To be implemented in lapack/scapalack

Algebra of TSQR





Reconstruct Householder vectors from TSQR

The QR factorization using Householder vectors

 $W = QR = (I - YTY_1^T)R$

can be re-written as an LU factorization

$$W - R = Y(-TY_1^T)R$$
$$Q - I = Y(-TY_1^T)$$

$$\begin{array}{c|cccc} Q & I & Y & -T & Y_1^T \\ \hline - & \hline & - & \hline \\ \hline & - & \hline & - & \hline & - & \hline & - & \hline \\ \hline & - & \hline & - & \hline \\ \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \hline \hline \end{array}$$


Reconstruct Householder vectors TSQR-HR

- **Perform TSQR** 1.
- Form Q explicitly (tall-skinny orthonormal factor) 2.
- Perform LU decomposition: Q I = LU3.

4. Set Y = L

5. Set
$$T = -U Y_1^{-T}$$


$$I - YTY^{T} = I - \begin{bmatrix} Y_{1} \\ Y_{2} \end{bmatrix} T \begin{bmatrix} Y_{1}^{T} & Y_{2}^{T} \end{bmatrix}$$



Q

- T Y_1^{T}

Strong scaling




- Hopper: Cray XE6 (NERSC) 2 x 12-core AMD Magny-Cours (2.1 GHz)
- Edison: Cray CX30 (NERSC) 2 x 12-core Intel Ivy Bridge (2.4 GHz)
- Effective flop rate, computed by dividing 2mn² 2n³/3 by measured runtime

Ballard, Demmel, LG, Jacquelin, Knight, Nguyen, and Solomonik, 2015. Page 49

Weak scaling QR on Hopper


QR weak scaling on Hopper (15K-by-15K to 131K-by-131K)



- Matrix of size 15K-by-15K to 131K-by-131K
- Hopper: Cray XE6 supercomputer (NERSC) dual socket 12core Magny-Cours Opteron (2.1 GHz)

The LU factorization of a tall skinny matrix

First try the obvious generalization of TSQR.



$$\begin{pmatrix} U_{00} \\ U_{10} \\ U_{20} \\ U_{20} \\ U_{30} \end{pmatrix} = \begin{pmatrix} \prod_{01} & L_{01} \\ \prod_{11} \end{pmatrix} \begin{pmatrix} L_{01} & L_{11} \end{pmatrix} \begin{pmatrix} U_{01} \\ U_{11} \end{pmatrix}$$

Obvious generalization of TSQR to LU

- Block parallel pivoting:
 - uses a binary tree and is optimal in the parallel case

$$W = \begin{bmatrix} W_0 \\ W_1 \\ W_2 \\ W_3 \end{bmatrix} \xrightarrow{\rightarrow} U_{00} \xrightarrow{\rightarrow} U_{01} \\ \xrightarrow{\rightarrow} U_{10} \xrightarrow{\rightarrow} U_{02} \\ \xrightarrow{\rightarrow} U_{20} \xrightarrow{\rightarrow} U_{11} \xrightarrow{\rightarrow} U_{02}$$

- Block pairwise pivoting:
 - uses a flat tree and is optimal in the sequential case
 - introduced by Barron and Swinnerton-Dyer, 1960: block LU factorization used to solve a system with 100 equations on EDSAC 2 computer using an auxiliary magnetic-tape
 - used in PLASMA for multicore architectures and FLAME for out-of-core algorithms and for multicore architectures

$$W = \begin{bmatrix} W_0 \\ W_1 \\ W_2 \\ W_3 \end{bmatrix} \xrightarrow{\rightarrow} U_{01} \xrightarrow{\rightarrow} U_{02} \xrightarrow{\rightarrow} U_{03}$$

Stability of the LU factorization

• The backward stability of the LU factorization of a matrix A of size n-by-n


$$\left\| \hat{L} \cdot \left| \hat{U} \right\|_{\infty} \leq (1 + 2(n^2 - n)g_w) \|A\|_{\infty}$$

depends on the growth factor

$$\mathcal{G}_{W} = \frac{\max_{i, j, k} |a_{ij}^{k}|}{\max_{i, j} |a_{ij}|} \quad \text{where } a_{ij}^{k} \text{ are the values at the k-th step.}$$


- $g_W \le 2^{n-1}$, attained for Wilkinson matrix but in practice it is on the order of $n^{2/3} - n^{1/2}$
- Two reasons considered to be important for the average case stability [Trefethen and Schreiber, 90] :
 - the multipliers in L are small,
 - the correction introduced at each elimination step is of rank 1.

Block parallel pivoting



- Unstable for large number of processors P
- When P=number rows, it corresponds to parallel pivoting, known to be unstable (Trefethen and Schreiber, 90)

Block pairwise pivoting



Page 55

Tournament pivoting - the overall idea

• At each iteration of a block algorithm

$$\mathcal{A} = \begin{pmatrix} A_{11} & A_{21} \\ A_{21} & A_{22} \end{pmatrix} \begin{cases} b \\ n-b \end{cases}, \text{ where } \quad W = \begin{pmatrix} A_{11} \\ A_{21} \end{pmatrix}$$

- Preprocess W to find at low communication cost good pivots for the LU factorization of W, return a permutation matrix P.
- Permute the pivots to top, ie compute PA.
- Compute LU with no pivoting of W, update trailing matrix.

$$PA = \begin{pmatrix} L_{11} & \\ L_{21} & I_{n-b} \end{pmatrix} \begin{pmatrix} U_{11} & U_{12} \\ & A_{22} - L_2 H_{12} \end{pmatrix}$$

Tournament pivoting for a tall skinny matrix

1) Compute GEPP factorization of each $W_{i,i}$, find permutation Π_0


$$W = \begin{pmatrix} W_{0} \\ W_{1} \\ W_{2} \\ W_{3} \end{pmatrix} = \begin{pmatrix} \Pi_{00} L_{00} U_{00} \\ \Pi_{10} L_{10} U_{10} \\ \Pi_{20} L_{20} U_{20} \\ \Pi_{30} L_{30} U_{30} \end{pmatrix}, \quad \begin{array}{l} \text{Pick b pivot rows, form } A_{00} \\ \text{Same for } A_{10} \\ \text{Same for } A_{20} \\ \text{Same for } A_{30} \\ \end{array}$$

2) Perform $\log_2(P)$ times GEPP factorizations of 2b-by-b rows, find permutations \prod_{1}, \prod_{2}


$$\begin{pmatrix} A_{00} \\ A_{10} \\ \hline A_{20} \\ \hline A_{30} \end{pmatrix} = \begin{pmatrix} \prod_{01} L_0 H_{01} \\ \hline \prod_{11} L_1 H_{11} \end{pmatrix}$$
 Pick b pivot rows, form A₀₁
Same for A₁₁

3) Compute LU factorization with no pivoting of the permuted matrix: $\Pi_2^T \Pi_1^T \Pi_0^T W = LU$

Tournament pivoting



Growth factor for binary tree based CALU




- Random matrices from a normal distribution
- Same behaviour for all matrices in our test, and |L| <= 4.2

Page 59


Stability of CALU (experimental results)

- Results show ||PA-LU||/||A||, normwise and componentwise backward errors, for random matrices and special ones
 - See [LG, Demmel, Xiang, SIMAX 2011] for details
 - BCALU denotes binary tree based CALU and FCALU denotes flat tree based CALU



Our "proof of stability" for CALU

- CALU as stable as GEPP in following sense: In exact arithmetic, CALU process on a matrix A is equivalent to GEPP process on a larger matrix G whose entries are blocks of A and zeros.
- Example of one step of tournament pivoting:



• Proof possible by using original rows of A during tournament pivoting (not the computed rows of U).

Growth factor in exact arithmetic

- Matrix of size m-by-n, reduction tree of height H=log(P).
- (CA)LU_PRRP select pivots using strong rank revealing QR (A. Khabou, J. Demmel, LG, M. Gu, SIMAX 2013)
- "In practice" means observed/expected/conjectured values.

	CALU	GEPP
Upper bound	2 ^{n(log(P)+1)-1}	2 ⁿ⁻¹
In practice	n ^{2/3} n ^{1/2}	n ^{2/3} n ^{1/2}

Better bounds

CALU – a communication avoiding LU factorization

Consider a 2D grid of P processors P_r -by- P_c , using a 2D block cyclic layout with square ٠ blocks of size b.

For ib = 1 to n-1 step b $A^{(ib)} = A(ib:n, ib:n)$

 $O(n/b\log_2 P_r)$ (1) Find permutation for current panel using TSLU

- (2) Apply all row permutations (pdlaswp) $O(n/b(\log_2 P_c + \log_2 P_r))$
 - broadcast pivot information along the rows of the grid
- (3) Compute panel factorization (dtrsm)
- (4) Compute block row of U (pdtrsm)
 - broadcast right diagonal part of L of current panel
- (5) Update trailing matrix (pdgemm)
 - broadcast right block column of L
 - broadcast down block row of U


$$O(n/b(\log_2 P_c + \log_2 P_r))$$

 $O(n/b\log_2 P_c)$



U






LU for General Matrices

- Cost of CALU vs ScaLAPACK's PDGETRF
 - n x n matrix on $P^{1/2}$ x $P^{1/2}$ processor grid, block size b
 - Flops: $(2/3)n^{3}/P + (3/2)n^{2}b / P^{1/2} vs (2/3)n^{3}/P + n^{2}b/P^{1/2}$
 - Bandwidth: $n^2 \log P/P^{1/2}$
 - Latency: 3 n log P / b vs 1.5 n log P + 3.5n log P / b
- vs same
- Close to optimal (modulo log P factors)
 - Assume: $O(n^2/P)$ memory/processor, $O(n^3)$ algorithm,
 - Choose b near n / P^{1/2} (its upper bound)
 - Bandwidth lower bound: $\Omega(n^2 / P^{1/2})$ – just log(P) smaller
 - Latency lower bound:

 $\Omega(P^{1/2})$ – just polylog(P) smaller




Performance vs ScaLAPACK

- Parallel TSLU (LU on tall-skinny matrix)
 - IBM Power 5
 - Up to **4.37x** faster (16 procs, 1M x 150)
 - Cray XT4
 - Up to **5.52x** faster (8 procs, 1M x 150)
- Parallel CALU (LU on general matrices)
 - Intel Xeon (two socket, quad core)
 - Up to **2.3x** faster (8 cores, 10⁶ x 500)
 - IBM Power 5
 - Up to **2.29x** faster (64 procs, 1000 x 1000)
 - Cray XT4
 - Up to **1.81x** faster (64 procs, 1000 x 1000)
- Details in SC08 (LG, Demmel, Xiang), IPDPS'10 (S. Donfack, LG).


CALU and its task dependency graph

- The matrix is partitioned into blocks of size T x b.
- The computation of each block is associated with a task.




Scheduling CALU's Task Dependency Graph

- Static scheduling
 - + Good locality of data
- Ignores noise



- Dynamic scheduling
 - + Keeps cores busy

- Poor usage of data locality
- Can have large dequeue overhead



Lightweight scheduling

- Emerging complexities of multi- and mani-core processors suggest a need for self-adaptive strategies
 - One example is work stealing
- Goal:
 - Design a tunable strategy that is able to provide a good trade-off between load balance, data locality, and dequeue overhead.
 - Provide performance consistency
- Approach: combine static and dynamic scheduling
 - Shown to be efficient for regular mesh computation [B. Gropp and V. Kale]

Design space				
Data layout/scheduling	Static	Dynamic	Static/(%dynamic)	
Column Major Layout (CM)				
Block Cyclic Layout (BCL)	\checkmark	\checkmark	\checkmark	
2-level Block Layout (2I-BL)	\checkmark	\checkmark	\checkmark	


S. Donfack, LG, B. Gropp, V. Kale, IPDPS 2012

Lightweight scheduling

- A self-adaptive strategy to provide
 - A good trade-off between load balance, data locality, and dequeue overhead.
 - Performance consistency
 - Shown to be efficient for regular mesh computation [B. Gropp and V. Kale]


Combined static/dynamic scheduling:

- A thread executes in priority its statically assigned tasks
- When no task ready, it picks a ready task from the dynamic part
- The size of the dynamic part is guided by a performance model



Data layout and other optimizations

- Three data distributions investigated
 - CM : Column major order for the entire matrix
 - BCL : Each thread stores contiguously (CM) the data on which it operates
 - 2I-BL : Each thread stores in blocks the data on which it operates




Block cyclic layout (BCL)

Two level block layout (2I-BL)

- And other optimizations
 - Updates (dgemm) performed on several blocks of columns (for BCL and CM layouts)


Impact of data layout



Eight socket, six core machine based on AMD Opteron processor (U. of Tennessee).

- BCL : Each thread stores contiguously (CM) its data
- 2I-BL : Each thread stores in blocks its data

Best performance of CALU on multicore architectures



- Reported performance for PLASMA uses LU with block pairwise pivoting.
- GPU data courtesy of S. Donfack

